CPE 304: FPGA Design & Hardware Description Languages (VHDL/Verilog)

By PAMCET Learning Team

progress: 0 of 24 lessons0% complete

now_playing

CPE 304: FPGA Design & Hardware Description Languages (VHDL/Verilog)

Rating

Enrolled Students0

Last UpdateSep 17, 2026

About Course

FPGA internal architecture (LUTs/BRAM/DSP), Verilog HDL modeling, behavioral synthesis, testbenches, and timing constraints.

Course Includes

8 Chapters
16 Lectures
24h Course Duration
Skill Level intermediate
Taught in English
Lifetime Access

Course Includes

8 Chapters
16 Lectures
24h Course Duration
Skill Level intermediate
Taught in English
Lifetime Access

What You'll Learn

Differentiate CPLD and FPGA architectures: Configurable Logic Blocks (CLBs), LUTs, carry chains, and DSP slices.
Write robust, synthesizable Verilog HDL code for complex combinational and sequential digital systems.
Design synchronous finite state machines (FSM) in Verilog with safe state encodings and glitch-free outputs.
Construct comprehensive Verilog testbenches with self-checking assertions and clock generation routines.
Synthesize, map, place-and-route digital designs using EDA tools (Vivado/Quartus) and meet timing constraints.

Requirements

Completion of CPE 208 and CPE 301.

Instructor

PAMCET Learning Team

The PAMCET Learning Team is the institutional curriculum and content group behind course publishing on this platform. PAMCET (Professional and Academic Management Centre for Education and Training) is operated by Digitpen Hub Ltd, a company registered in Lagos, Nigeria. Courses credited to the PAMCET Learning Team are structured, organized, and published centrally by the platform rather than authored by a single named individual instructor — each course's syllabus, learning outcomes, and content are reviewed before publication under this institutional account. For questions about a specific course or to report a content issue, please use the platform's Help & Support or Contact Us pages.

Loading tabs...

Course Curriculum

1. Programmable Logic Evolution: ROMs, PALs, PLAs, CPLDs, and Modern SRAM-Based FPGAs: Theoretical Foundations, Mathematical Modeling & System Architecture

1 hour 30 minutes

2. Programmable Logic Evolution: ROMs, PALs, PLAs, CPLDs, and Modern SRAM-Based FPGAs: Worked Engineering Problems, Design Computations & Simulation Protocols

1 hour 30 minutes

3. Chapter 1 Formative Assessment: Programmable Logic Evolution: ROMs, PALs, PLAs, CPLDs, and M

CPE 304: FPGA Design & Hardware Description Languages (VHDL/Verilog)

Rating

Enrolled Students0

Last UpdateSep 17, 2026

About Course

FPGA internal architecture (LUTs/BRAM/DSP), Verilog HDL modeling, behavioral synthesis, testbenches, and timing constraints.

Course Includes

8 Chapters
16 Lectures
24h Course Duration
Skill Level intermediate
Taught in English
Lifetime Access

Course Includes

8 Chapters
16 Lectures
24h Course Duration
Skill Level intermediate
Taught in English
Lifetime Access

What You'll Learn

Differentiate CPLD and FPGA architectures: Configurable Logic Blocks (CLBs), LUTs, carry chains, and DSP slices.
Write robust, synthesizable Verilog HDL code for complex combinational and sequential digital systems.
Design synchronous finite state machines (FSM) in Verilog with safe state encodings and glitch-free outputs.
Construct comprehensive Verilog testbenches with self-checking assertions and clock generation routines.
Synthesize, map, place-and-route digital designs using EDA tools (Vivado/Quartus) and meet timing constraints.

Requirements

Completion of CPE 208 and CPE 301.