Skip to main content
B.Eng DegreeFaculty of Faculty of Engineering & TechnologyComputer Engineering

CPE 405: VLSI Design & System-on-Chip (SoC) Architecture

CMOS layout, stick diagrams, Elmore delay, AMBA bus (AXI/AHB/APB), IP cores, Design for Testability (DFT), and ASIC flow.

Instructor
created_by PAMCET Learning Team
advanced2 - 4 weeksEnglish

Course Overview

CMOS layout, stick diagrams, Elmore delay, AMBA bus (AXI/AHB/APB), IP cores, Design for Testability (DFT), and ASIC flow. Curriculum Structure & Core Modules: • 1. CMOS Integrated Circuit Fundamentals: Inverter Transfer Characteristics, Noise Margins, and Parasitics • 2. MOS...

What You'll Learn

  • Draw CMOS layout stick diagrams and apply scalable lambda design rules for DRC and LVS clean circuits.
  • Calculate propagation delays, parasitic capacitances, and Elmore RC delays in CMOS combinational networks.
  • Design interconnect architectures using the ARM AMBA on-chip bus family (AXI, AHB, APB).
  • Integrate reusable third-party intellectual property (IP) cores into cohesive System-on-Chip (SoC) platforms.
  • Implement Design for Testability (DFT) circuits including scan chains, scan flip-flops, and Built-In Self-Test (BIST).

Requirements

  • Completion of CPE 301 and CPE 304.

Degree Programme Curriculum Context

This course is a curriculum unit of the Bachelor of Engineering (B.Eng.) in Computer Engineering degree framework in Nigeria.

Earn Your Certificate

Showcase your skills with a certificate! Complete the course, submit your project, and earn your certificate. Here's a sample of what you'll receive to show off your accomplishments.

course-certificate

Course Curriculum

Open-access academic curriculum. All foundational lectures available to read free.

8 Chapters
16 Lecture
24h
1. CMOS Integrated Circuit Fundamentals: Inverter Transfer Characteristics, Noise Margins, and Parasitics: Theoretical Foundations, Mathematical Modeling & System Architecture

CPE 405 • 400 Level • Computer Engineering Chapter 1: CMOS Integrated Circuit Fundamentals: Inverter Transfer Characteristics, Noise Margins, and Parasitics — Theoretical Foundations, Mathematical Modeling & System Architecture Course: CPE 405: VLSI Design & System-on-Chip (SoC) Architecture Curriculum: NUC-CCMAS-CPE Accreditation: COREN-CPE-OBE Standard: IEEE/ACM-CE2024 1. Ped...

2. CMOS Integrated Circuit Fundamentals: Inverter Transfer Characteristics, Noise Margins, and Parasitics: Worked Engineering Problems, Design Computations & Simulation Protocols

CPE 405 • 400 Level • Computer Engineering Chapter 1: CMOS Integrated Circuit Fundamentals: Inverter Transfer Characteristics, Noise Margins, and Parasitics — Worked Engineering Problems, Design Computations & Simulation Protocols Course: CPE 405: VLSI Design & System-on-Chip (SoC) Architecture Curriculum: NUC-CCMAS-CPE Accreditation: COREN-CPE-OBE Practice: COREN ERM / IEEE De...

1 hour 30 minutes
3. Chapter 1 Formative Assessment: CMOS Integrated Circuit Fundamentals: Inverter Transfer Char

Instructor

PAMCET Learning Team

PAMCET Learning Team

Institutional Course Curation · PAMCET

The PAMCET Learning Team is the institutional curriculum and content group behind course publishing on this platform. PAMCET (Professional and Academic Management Centre for Education and Training) is operated by Digitpen Hub Ltd, a company registered in Lagos, Nigeria. Courses credited to the PAMCET Learning Team are structured, organized, and published centrally by the platform rather than authored by a single named individual instructor — each course's syllabus, learning outcomes, and content are reviewed before publication under this institutional account. For questions about a specific course or to report a content issue, please use the platform's Help & Support or Contact Us pages.

Qualifications:

PAMCET Learning Team — Institutional Course Curation, Digitpen Hub Ltd

My Skills:

  • Curriculum Curation
  • Course Content Review
  • Learning Outcome Design
  • Course Publishing & Quality Assurance
  • Platform Content Operations

Reviews

No reviews available
CPE 405: VLSI Design & System-on-Chip (SoC) Architecture
Free

Course Includes

8 Chapters
16 Lectures
2 - 4 weeks
Skill Level advanced
Taught in English
Lifetime Access
Certification of Completion
Category: University - Computer Engineering
Share On

Download Syllabus & Study Guide

Receive the full lecture syllabus, reading list, and milestone schedule for CPE 405: VLSI Design & System-on-Chip (SoC) Architecture.

By submitting, you agree to receive educational updates. You can unsubscribe anytime. Read our Privacy Policy.